Serial No. 10/749,272 Application No.: 10/749,272 Response to Non-Final Office Action mailed April 3, 2008 Attorney Docket No.: 2207/17040

AMENDMENT TO THE CLAIMS

1. (Currently Amended) A re-scheduling system comprising:

a re-scheduler device coupled to an instruction queue to receive an instruction, before the instruction being first sent to the scheduler;

a delay unit coupled to said re-scheduler device to store a wait history for said instruction; and

a delay queue coupled to an output of said re-scheduler device to hold said instruction prior to writing said instruction into a scheduler, the delay independent of the current availability of input data to the instruction.

- 2. (Original) The system of claim 1 wherein said delay queue comprises: said at least one delay line, wherein each of said at least one delay line is to hold said instruction for a fixed number of clock cycles.
- 3. (Original) The system of claim 2 wherein said re-scheduler device is to sort said instruction into at least one delay line based on said wait history for said instruction.
- 4. (Original) The system of claim 1 wherein said delay unit is to store wait history information for said instruction when said instruction is first scheduled, and is to update wait history information for said instruction when said instruction is executed.
- 5. (Original) The system of claim 1 wherein said delay unit is to store latency information for said instruction when said instruction is first scheduled, and is to update latency information for said instruction when said instruction is executed.
- 6. (Original) The system of claim 1 wherein said delay unit is to store resource conflicts for said instruction when said instruction encounters a resource conflict during execution.
- 7. (Original) The system of claim 2 wherein said delay block utilizes a general prediction scheme to determine a number of clock cycles to store as said wait history.
- 8. (Original) The system of claim 7 wherein said re-scheduler device sorts said instruction based on said wait history for said instruction.

DC01 714581 2 / 8

Serial No. 10/749,272
Response to Non-Final Office Action mailed April 3, 2008
Application No.: 10/749,272
Attorney Docket No.: 2207/17040

9. (Currently Amended) A computer processing system comprising:

- a memory device to store instructions;
- a processor coupled to said memory device and to execute said instructions, said processor including:
- a re-scheduler having a first input coupled to an instruction queue, a second input coupled to a replay unit, and an output;
 - a scheduler coupled to said re-scheduler output;
- a replay system having a first and second outputs, said first output coupled to an execution unit and second output coupled to said <u>re-scheduler</u> replay unit;

wherein said re-scheduler comprises:

a re-scheduler device coupled to an instruction queue to receive an instruction, before the instruction being first sent to the scheduler;

a delay unit coupled to said re-scheduler device to store wait history for said instruction; and

a delay queue coupled to the output of said re-scheduler device to hold said instruction for a fixed number of clock cycles, the fixed number of cycles independent of the current availability of input data to the instruction.

- 10. (Original) The system of claim 9 wherein said delay queue comprises: said at least one delay line, wherein each of said at least one delay line holds said instruction for a fixed number of clock cycles.
- 11. (Original) The system of claim 10 wherein said re-scheduler device is to sort said instruction into at least one delay line based on said wait history for said instruction.
- 12. (Original) The system of claim 9 wherein said delay unit is to store wait history information for said instruction when said instruction is first scheduled, and is to update wait history information for said instruction when said instruction is executed.
- 13. (Original) The system of claim 9 wherein said delay unit is to store latency information for said instruction when said instruction is first scheduled, and is to update latency information for said instruction when said instruction is executed.
- 14. (Original) The system of claim 9 wherein said delay unit is to store resource conflicts for said instruction when said instruction encounters a resource conflict during execution.

DC01 714581 3 / 8

Serial No. 10/749,272 Application No.: 10/749,272 Response to Non-Final Office Action mailed April 3, 2008 Attorney Docket No.: 2207/17040

15. (Original) The system of claim 10 wherein said delay unit utilizes a general prediction scheme to determine a number of clock cycles to store as said wait history.

- 16. (Original) The system of claim 15 wherein said re-scheduler device is to sort said instruction based on said wait history for said instruction.
- 17. (Currently Amended) A method of processing a computer instruction in a replay loop comprising:

receiving an instruction output from an instruction queue, before the instruction being first sent to the scheduler;

checking a delay unit for a scheduling history for said instruction;

determining a wait time for said instruction;

placing said instruction in a delay queue, wherein said delay queue includes at least one delay line with a fixed wait time; and

writing said instruction to said scheduler after said fixed wait time, the fixed wait time independent of the current availability of input data to the instruction.

- 18. (Original) The method of claim 17 wherein determining a wait time for said instruction is based on said scheduling history stored in said delay unit.
- 19. (Original) The method of claim 18 wherein placing said instruction in a delay queue comprises:

matching said wait time for said instruction to the closest said fixed wait time for said at least one delay line.

- 20. (Original) The method of claim 17 wherein said scheduling history is determined by a general prediction scheme.
- 21. (Currently Amended) A set of instructions residing in a computer readable storage medium, said set of instructions capable of being executed by a processor to implement a method of processing a computer instruction in a replay loop comprising:

receiving an instruction output from an instruction queue, before the instruction being first sent to the scheduler;

checking a delay unit for a scheduling history for said instruction;

DC01 714581 4 / 8

Serial No. 10/749,272 Application No.: 10/749,272 Response to Non-Final Office Action mailed April 3, 2008 Attorney Docket No.: 2207/17040

determining a wait time for said instruction;

placing said instruction in a delay queue, wherein said delay queue includes at least one delay line with a fixed wait time; and

writing said instruction to said scheduler after said fixed wait time, the fixed wait time independent of the current availability of input data to the instruction.

- 22. (Original) The set of instructions of claim 21 wherein determining a wait time for said instruction is based on said scheduling history stored in said delay unit.
- 23. (Original) The set of instructions of claim 22 wherein placing said instruction in a delay queue comprises: matching said wait time for said instruction to the closest said fixed wait time for said at least one delay line.
- 24. (Original) The set of instructions of claim 21 wherein said scheduling history is determined by a general prediction scheme.

DC01 714581 5 / 8